Sheet_	<u> </u>
--------	----------

F rm PTO-1449							Docket Number (Opt	Application Number							
							A5GN2392US	101734,391							
INICODMA	. T14	n N	DI.	66		101	ומו	E CITATI	ON	Applicant IV 13451					
INFORMATION DISCLOSURE CITATION IN AN APPLICATION							ON	Gentile, Ker	1						
										Filing Date		Group Art l	Group Art Unit		
(Use several sheets if necessary)							nec	essary)		12/11	03	03 2016			
								U.S.	PATENT	DOCUMENTS		·			
EXAMINER INITIAL	DOCUMENT NUMBER DATE					MB	ER	DATE		NAME		SUBCLASS	FILING DATE IF APPROPRIATE		
(SC)	6	1	9	8	3	5	3	3/6/01	Janes	ch, et al.	331	16			
SC	6	3	2	6	8	5	1	12/4/01	Staszewski, et al.		331	17			
Ol	6	4	0	4	2	4	7	6/11/02	Wang		327	158			
Se	6	4	2	9	9	0	1	8/6/02	Kiyose	e, et al.	348	500			
Cyc.	6	4	7	3	4	7	8	10/29/03	Wallbo	erg, et al.	375	376			
(3C)	6	5	4	2	0	3	9	4/1/03	Ogura		331	11			
W.C.	6	5	9	3	8	1	5	6/15/03			331	1A			
												-			
										, - , · -, -	 		ļ		
								F05514					<u> </u>		
								FOREIC	IN PAIE	NT DOCUMENT	s 				
	DOCUMENT NUMBER DATE					ER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION			
									YES	NO					
			\Box												
						L									
					L	L									
						L									
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)															
		Dı	m	uin	g,	Jin	ı, e	t al., "Ar	a All-Dig	ital Phase-Locke	d Loop w	ith 50-Cycle	Lock T	ime	
		Su	uita	ıbl	e fo	or I	lig	h-Perfor	mance M	icroprocessors",	IEEE Jou	ırnal of Soli	d-State	Circuits	
		Vo	13	U,	No	. 4,	Aj	pril, 199	5, pp. 412	2-422					
									~ ~~						
	\neg														
	I		_												
								_							
EXAMINER	<u> </u>	S S	<u> </u>	N	d	<u></u> 入(ار		00	DATE CONSIDER		me 2	3,2	105	